



10CS33

## Third Semester B.E. Degree Examination, Aug./Sept.2020 Logic Design

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO full questions from each part.

## PART – A

Implement all basic gates, using only NAND gates. 1 a. (06 Marks) Realize a Boolean function  $(Y = \overline{AC} + \overline{BC} + \overline{BD} + \overline{AD})$  only three NAND gates. b. (04 Marks) Discuss Fan-out and Fan-in briefly. c. (04 Marks) What is HDL? Explain how a module can be represented using verilog HDL. d. (06 Marks) Using K-map technique simplify 2 a.  $f(A, B, C, D) = \overline{ABCD} + \overline{ABCD}$ Implement the simplified equation using only NAND logic. (10 Marks) Using Quine-McCluskey method simplify the expression  $f(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 8, C)$ b. 10, 12, 14) implement the simplified equation using only NAND gates. Assume invert inputs are not available for A, B, C and D. (10 Marks) Illustrate 1:8 demultiplexer along with logic diagram and function table. 3 a. (06 Marks) b. 15). (06 Marks) C. Implement the following Boolean function using an appropriate PLA:  $F_1(P, Q, R) = \sum m(0, 2, 6) F_2(P, Q, R) = \sum m(1, 3, 4, 6)$ (04 Marks) Bring the differences between PLA and PAL. d. (04 Marks) Explain Edge Triggered D flip flop both positive and negative along with relevant 4 a. waveforms. (08 Marks) What is Race-Around condition? Illustrate along with input and output waveforms of b. clocked JK FF. (06 Marks) Write verilog HDL code for JK FF using behavioral model. C. (06 Marks) PART – B a. Draw the diagram of Parallel In Serial Out (PISO) shift register using 'D' FlipFlops and 5 explain. (05 Marks) Construct a serial adder using 2 right shift registers and 'D' flip flop to store carry generated. b. Use full adder to provide SUM and sum should be stored in first right shift register itself. (05 Marks) Draw Johnson counter using 'D' Flip flops and explain show sequence of states table and C. waveforms. (06 Marks) Wright HDL code for 5 bit SIPO right shift registers using 'D' flipflop. d. (04 Marks) Define Asynchronous and synchronous counters. 6 a. (04 Marks) Explain 3 bit synchronous Binary counter along with state sequence and timing diagram b. using J.K. flop flops. (06 Marks) Design synchronous decade counter show timing diagram. (10 Marks) c. 1 of 2

(06 Marks)

(04 Marks)



7

- a. State rules to convert Mealy to Moore Model and Moore to Mealy with example each.
  - b. Design a sequence detector using Mealy machine to detect a sequence 110 using J-K flip flops. (08 Marks) (08 Marks)
  - c. List the differences between synchronous and asynchronous sequential circuits. (04 Marks)
- 8 a. With neat diagram, explain Binary Weighted Resistor Digital to Analog Converter (DAC). Deduce the equation for output voltage V<sub>0</sub>. (06 Marks)
  - b. Calculate V<sub>0</sub>FS and V<sub>0</sub> for an 8 bit DAC with resolution of 10mV/LSB and input (01000000)<sub>2</sub>. (04 Marks)
  - c. With the help of neat sketch explain dual slope A/D conversion.
  - d. Draw the block diagram of a 2-bit simultaneous A/D converter.

S